ABSTRACT This paper presents a very large-scale integration (VLSI) circuit design of a micro control unit (MCU) for wireless body sensor networks (WBSNs) in cost-intention. The proposed MCU design consists of an asynchronous interface, a multisensor controller, a register bank, a hardware-shared filter, a lossless compressor, an encryption encoder, an error correct coding (ECC) circuit, a universal asynchronous receiver/transmitter interface, a power management, and a QRS complex detector. A hardware-sharing technique was added to reduce the silicon area of a hardware-shared filter and provided functions in terms of high-pass, low-pass, and band-pass filters according to the uses of various body signals. The QRS complex detector was designed for calculating QRS information of the ECG signals. In addition, the QRS information is helpful to obtain the heart beats. The lossless compressor consists of an adaptive trending predictor and an extensible hybrid entropy encoder, which provides various methods to compress the different characteristics of body signals adaptively. Furthermore, an encryption encoder based on an asymmetric cryptography technique was designed to protect the private physical information during wireless transmission. The proposed MCU design in this paper contained 7.61k gate counts and consumed 1.33 mW when operating at 200 MHz by using a 90-nm CMOS process. Compared with previous designs, this paper has the benefits of increasing the average compression rate by over 12% in ECG signal, providing body signals analysis, and enhancing security of the WBSNs.
I. INTRODUCTION
Nowadays, applications of wireless body sensor networks (WBSNs) [1] , [2] have become wider and wider. These applications provide an effective solution for sustained monitoring [2] , mobile health [3] , self-health management [4] and biological analysis in home-care system [5] . In the future trend of development, such as wireless sensor system [6] for analyzing infectious disease nodes and efficiently protecting sensitive personal data in network security [7] , etc., the usage of WBSNs technique is improved rapidly. As the demand of light-weight for wearable and portable applications, development of an efficient device to monitor physical signals via the VLSI technique has become a significant trend.
Many high-performance sensors have been proposed for physical signals. Lee et al. [8] proposed an efficiency complementary metal-oxide-semiconductor (CMOS) sensor for body temperature detection. The blood pressure can be detected by a magnetoelastic skin curvature sensor proposed in [9] . The pH value can be measured by an ISFET sensor proposed in [10] . A wearable ECG sensor was proposed in [11] . Although these sensors provided efficient devices to capture the various physical signals, the WBSNs suffered from the limitation of wireless transmission bandwidth, computing resource and energy in batteries.
Several studied concerned hardware-oriented architecture for WBSNs have been presented recently. In order to save more power consumption and keep longer using time, an adaptive power controller [12] and adaptive fuzzy controller [13] designs were proposed for WBSNs. A multichannel lossless body-signals compressor [14] was presented for portable monitoring systems. Moreover, to be compatible with handling various bio-signals and processing physical signals in WBSNs, a multi-sensor micro control unit (MCU) was developed in [15] . A bio-signal processing technique was used to improve signal quality in medical applications successfully [16] . By using specific mathematical operations [17] , [18] , the physical signals can be analyzed with different types.
Lossless data compression techniques are useful in biomedical applications because none of information will be lost during the compression and de-compression processes. Most of low-complexity lossless compression algorithms composed a prediction and entropy coding processes. The combinations of the prediction and entropy coding methodologies include a first-order prediction with a Huffman coding [12] , a second-order prediction with a two-stage Huffman coding [19] , a fuzzy decision prediction with a hybrid entropy coding [20] , and a particle swarm optimizer (PSO) prediction with a Huffman region coding [21] .
Although the compressors decrease the data of the physical signals, the compressed data are probably lost during wireless transmission. Hence, an error correct coding (ECC) [22] technique was used to decrease transmission error rates. Chen et .al [23] proposed a hardware-intention ECC design, which was successfully integrated into a MCU design. In addition, a universal asynchronous receiver/ transmitter (UART) interface design was also integrated into the MCU design. A real-time epileptic seizure controller design was integrated into a CMOS System on a chip (SoC) [24] . Above of those, the data transmission suffered from stolen crisis by wireless transmission module, therefore it is necessary to develop an encryption method to protect personal data. Since the physical signals are important private data for people, the security of body signals is very important. Hence, it is an interesting issue to discuss how to protect the information detected by WBSNs. Symmetric encryption coding [25] , [26] used a same key to lock or unlock data in wireless sensor networks (WSNs). This method will fail if one of two sides were cracked. Therefore, Thomas et al. [27] proposed a flexible architecture and an asymmetric encryption encoding used in a near-field communication (NFC). Asymmetric encryption [28] is suitable in the field of WBSNs due to two keys, a public key and a private key. The public key is only used to encrypt the plaintext and the private key only works when ciphertext needs to be decrypted.
In addition, some information of physical signals are very important for WBSNs such as the QRS points being very important for ECG signals. C. F. Zhang et al. [29] presented a novel QRS detector based on a mathematical morphological method to identify the QRS waves within the ECG signals. Although the hardware-oriented studies [12] - [29] mentioned above achieved the purposes of high performance and low cost designs, it is necessary to develop a new MCU design with more functions, higher performance, and high security for WBSNs. This paper is organized as follows: In Section II, the concept of WBSNs is presented. VLSI architecture of the proposed MCU design is described in Section III. The experimental results and chip design are shown in Section IV. Finally, a brief conclusion is presented. Fig. 1 shows the wireless body sensor networks system and the architecture of the wireless sensor nodes. A typical WBSNs is composed of a group of wireless sensor nodes. Each node includes sensors such as physical sensors, image sensors, an analog-to-digital converter (ADC), a micro control unit (MCU), and a wireless transceiver with an antenna. In WBSNs applications, different physical signals, such as electroencephalography (EEG), electrocardiogram (ECG), thermal, and blood pressure (BP), are captured by different sensors. Hence, the MCU needs to process and merge the physical and imaged data and then send these processed and merged data to a 2.4 GHz band communication system for transmission. Because the communication system is composed of a transceiver, the control commands can be transmitted to the MCU in sensor nodes to change the optional selections from central control system. The specified physical signals captured by the sensors were converted to the signals in digital format by an ADC and then transmitted secretly by the communication system.
II. WIRELESS BODY SENSOR NETWORK SYSTEM
After receiving by collection points, the received physical signals will be conveyed to the server for further analysis for users. The information of personal data will be transmitted to ciphertext by using cryptography techniques. Finally, the medical expert can decrypt the ciphertext by a decryption algorithm, analyze the recorded data, and be able to timely provide medical service such as telemedicine or medical consultation. The 2.4 GHz band communication system module will be compatible with different sensor nodes for different types of monitoring applications. Furthermore, the applications of wireless sensor nodes are usually used in the indoor/outdoor field. The issue of power consumptions is very important. Thus, efficient and low-power MCU design become very crucial parts in the wireless body sensor networks.
III. ARCHITECTURE OF MICRO CONTROL UNIT
In order to develop a MCU design for wireless body sensor networks, a cost-efficient and power-efficient architecture of MCU had been developed. Fig. 2 shows the architecture of the proposed MCU design. First, the physical data are detected by the four body sensors from human beings and then transformed as digital data by an analog-digital converter (ADC) device. Second, these digital data are processed by the proposed MCU design which consists of an asynchronous interface, a multi-sensor controller, a register bank, a hardware-sharing filter, a lossless compressor, an encryption encoder, an error correct coding (ECC), a QRS complex detector, a power management. Finally, the processed digital data will be sent to the UART interface for transmission. All of operations and functions in the proposed MCU design are of low-complexity, which is suitable for development of WBSNs and implementation with a cost-efficient and high performance architecture via the VLSI technique. The details of each circuits are be elaborated in the following.
A. ASYNCHRONOUS INTERFACE
The phases and frequencies of the detected physical signals converted by ADC and UART communication interface are very different with the proposed MCU design. Hence, three asynchronous interfaces [14] , [15] , [23] were added into MCU design to handle the different phases and frequencies of detected signals. These asynchronous interfaces handle signals communicated between ADC and MCU, those between MCU and those between wireless communication module, and those between MCU and UART interface. Through these asynchronous interfaces, the proposed MCU can receive and transmit signals accurately.
B. MULTI-SENSOR CONTROLLER
The WBSNs contain sensors are used to detect different physical signals from human [14] , [15] , [23] , and the proposed MCU design also supports multi-sensor detection. By generating a control signal to a 4-to-1 multiplexer, the multi-sensor controller can handle four different sensors, such as sensor1, sensor2, sensor3 and sensor4 as shown in Fig. 2 . The multisensor controller can select one of four signals according to the control signal sent by MCU. Since the multiplexer selects the sensor properly, the MCU can obtain the specified signal for processing successfully. Although more than one sensors are active and sending signals to the MCU simultaneously, the data can still convey sequentially by the multi-sensor controller design. In addition, the multi-sensor controller also controls the signals to store the data to one of four-line register buffers in the register bank of the MCU. Therefore, based on the design of the multi-sensor controller, the proposed MCU design can efficiently prevent data from missing and support four different sensors.
C. REGISTER BANK
In order to process four different signals, a register bank was designed in the proposed MCU. Fig. 3 shows the architecture of the register bank which consists of four-line buffers X 1 , X 2 , X 3 , X 4 , and one multiplexer. There are 16 shift-registers used to store the four values for each channel. The proposed MCU produces control signal by a finite state machine circuit to classify sensor data. Each channel in the register bank stores four values: the current value X i (t) and three past values X i (t-1), X i (t-2) and X i (t-3) where ''i'' is the index of line buffer. Each register can receive only one value of physical signal in each time. The new 11 bits of ADC_OUT value which is obtained by the asynchronous interface, will be stored into the corresponding register based on the control signal of state machine. The proposed register bank design provides important information for the reconfigurable filter and lossless compressor.
D. HARDWARE-SHARED FILTER
The proposed MCU needs to support various physical signal processing. However, the characteristics of each physical signal are distinct. In order to process the signals in different requirements, three types of filters were designed to achieve the abilities of different physical signals filtering: sharpen filter, binomial filter, and average filter. Sharpen filter G(x) uses Gaussian equation [17] to increase the intensity of high frequency parts and filter out low frequency parts of the signal. Binomial filter P(x) can be obtained by Pascal's triangle [18] , and the filter can enhance central value and cut off high and low frequency noises. Average filter A(x) uses the same weighting coefficients to calculate average value of the signal stored in register bank. By using the different kinds of filters, the physical signals can be observed apparently. The calculations of sharpen filter G(x), binomial filter P(x), and average filter A(x) are obtained by
(1)
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where x is the values of the signals, , σ is standard deviation of the Gaussian distribution, n is the number of signals, and i is the index of the signals. Because of the proposed MCU design stored four values of each channel in the register bank, the filtered values of sharpen filter (G (x)), binomial filter (P (x)), and average filter (A (x)) can be calculated by
The computing resource of sharpen filter G (x) and binomial filter P (x) both include five adders and three shifters. In order to decrease the complexity of coefficient calculation, the multiplication of 3 can accomplished by a shifter and an adder. The 2 2 and 2 3 can be calculated by a shifter with different parameters. The computing resource of average filter A (x) includes 3 adders and 1 shifter. The second column in Table 1 shows the computing resource of the three filters. By this design, the hardware architecture can be implemented by VLSI technique. Although signal filtering is an effective way to process signals appropriately, the silicon cost of each filter will be quite huge when realizing these three filters individually. In [23] , a reconfigurable filter combining three filters into one equation was proposed. The principle of reconfigurable filter R(x) simplifies the equations of the sharpen filter, binomial filter, and average filter by
where k is the coefficient of corresponding signals. These three types of the filters are suitable for the hardwareintention by using the reconfigurable methodology. Moreover, it was realized by a VLSI architecture as shown in Fig.4(a) . The multiplexer is used to select filter parameters by the control signal. The computation of 2 n can be calculated by two shifters. Through reusing the coefficients in three types of filters, the architecture of the reconfigurable filter combined three functions of filters (a sharpen filter, a binomial filter and an average filter, which are high pass filter, band pass filter and low pass filter respectively) into one module. In order to acquire more detail information in the input signal, the user can select the different types of filters by sending control signals. The sum of computing resource in reconfigurable filter includes 5 adders and 4 shifters as shown in the third column in Table 1 . Through this hardware-oriented design, the complexity of the computation can be reduced significantly.
In order to reduce more hardware cost and improve performance of the reconfigurable in this design, a hardwaresharing technique and pipeline design methodology were used. The parameters of filters are stored in two registers which were inserted for pipeline. By hardware-sharing technique, the values of each channel can be computed by the same logic resource in different computing cycles as show in Fig. 4(b) . Table 1 lists the comparison of computing resource with previous techniques. It shows that the NAND-equivalent gate counts of three filters (Average, Binomial and Sharpen), reconfigurable filter [23] , and the proposed hardware-sharing reconfigurable filter design. These three architectures of filter designs were synthesized by using a Design Compiler in TSMC 0.18 µm CMOS generic logic process technology. The three filters architecture consists of 13 adders and 7 shifters, the gate count is 7.92-K. The reconfigurable methodology includes 5 adders and 4 shifters, which can provide three kinds of filter functions. The proposed hardware-sharing architecture composed of only 3 adders, 3 shifters, and the gate count is 2.85-K gates. The proposed hardware-sharing reconfigurable filter design successfully saved 12% gate counts more than the previous reconfigurable design in Fig. 4(a) . Compared with previous designs, the novel architecture achieves lower cost, higher performance and lower complexity than previous designs.
E. LOSSLESS COMPRESSOR
In order to reduce the power consumption caused by the wireless communication and maintain the integrity of physical signals, a lossless compressor including an adaptive trending predictor and a hybrid entropy encoder was created for the WBSNs. To be able to reduce the data redundancy efficiently, an adaptive three-trending-prediction algorithm was proposed. The current value X i (t) was forecasted by the past three values of X i (t-1), X i (t-2) and X i (t-3) . The first-order [12] was used as basic prediction strategy when the signal was in the flat region. The first-order prediction can be obtained by
where X i (t) and X i (t-1) are the predicted value and the previous value in the register bank respectively. Fig. 5(a) shows the first-order prediction strategy. Since the flat region represents the relationship of current value and previous value are close, the previous value X i (t-1) will be selected as predicted current value X i (t). Moreover, a second-order prediction [19] method was used as another strategy when the signal was in the linear regions. The second-order prediction can be obtained by
where X i (t) is the predicted value, X i (t-1) is the previous value, and X i (t-2) is the second past value in the register bank, respectively. Fig. 5(b) shows the second-order prediction strategy. Since the linear region represents the relationship of current value and the previous values being slope trending, the predicted value will be obtained by the slope relationship. Otherwise, a fluctuation prediction method was used as the final strategy when the signal was in the fluctuation regions.
The fluctuation prediction can be obtained by
where Fig. 5(c) promoted significantly, and the predicted data can be more centralized in the zero-zone for the entropy coding. 
X i (t) is the predicted value of X i (t), X i (t-1) is the previous value of X i (t), Diff1 is the difference between X (t-1) and X i (t-2), and Diff2 is the difference between X i (t-2) and X i (t-3).

Finally, the prediction difference (PD(t)) can be produced by calculating the difference between X i (t) and X i (t).
The extensible hybrid-entropy encoder consists of a modified Huffman and absolute GR encoders. Both of these were variable-length coding methods which can be realized by the architecture of look-up tables. Huffman coding [15] is a classic entropy coding algorithm especially when the probability distribution of target values is centralized. However, the silicon area of a Huffman encoder will be enlarged proportionally to the depth of the Huffman coding tree. Hence, a limited Huffman coding technique was selected as the first stage of the proposed entropy coding methodology, which can avoid the silicon area of the lossless encoder from becoming too huge. Most of the prediction residual values distributed in the range of −8 to 8 were encoded by the limited Huffman coding table as shown in Fig. 8 .
In addition, two extending codes, positive and negative extending codes, were added to encode the values beyond the range of the limited Huffman coding table, which successfully improved the performance by removing a sign bit of Golomb-Rice (GR) codes and reduced half silicon area when realized the GR table was realized in the next stage. GR coding is a low-complexity and high-performance entropy coding algorithm which compresses target values according to the relations between the quotient and the remainder. In a traditional GR coding method [14] and [20] , it spent double-sized table to handle the sign information of the target values. Since the sign information had been included in the two extending codes of the modified Huffman coding in the previous stage, the proposed GR coding was only to encode the absolute values of the prediction residual values. Since it is unnecessary to handle the sign information, the depth of the proposed GR table, as shown in Fig. 6 , can be greatly reduced.
Compared with traditional GR encoder, half of the hardware cost can be saved successfully by the proposed absolute GR coding technique. The value of PD(t) will be sent to the GR encoder for encoding only when it is out of the range of the limited Huffman table. Since the proposed modified Huffman encoder was designed with the advantage of positive and negative extending codes to develop absolute model for GR, the range of the absolute GR table was twice of the previous design [14] and [20] , costing the same silicon area. The double-range GR table contained twice the ranges of the PD distribution, which improved the compression rate of entropy coding efficiently. Finally, the PD(t) was encoded by the extensible hybrid-entropy hardware-oriented lossless encoder and then the encoded result PD (t) be sent out for encryption encoder (EEC).
F. ENCRYPTION ENCODER (EEC) 1) ENCRYPTION ENCODING PROCESSING AND ENCODER DESIGN
In order to prevent the personal information from being cracked and increase the safety for wireless transmission, the encryption encoder is a technique to transfer the plaintext to ciphertext for WBSNs. The principle of the EEC is based on ElGamal cryptography [28] which is a kind of asymmetric encryption coding. ElGamal algorithm is an efficient way to protect the personal information by using two keys: a public key and a private key. In addition, the private key is a confidential parameter and the public key is an open parameter. All of sensor nodes in WBSNs will encrypt the plaintext to protect private data by using public keys and arithmetic modulus. For the attack during the procedure of the wireless transmission, the EEC can avoid personal information from stealing. According to [28] , the public key e 2 can be obtained by
where e 1 and d are the private keys and they will be hidden after calculating by modulo operator (mod) of the e 1 to the power of d. The modulo operator can be simplified by
where the α is a quotient in the division computation and the e 2 is a remainder which is not larger than the divisor ρ. After obtaining public key e 2 , the plaintext PD (t) which is produced by lossless encoder will be encrypted by
where e 2 , γ and ρ are the public keys which are pre-set by the administrator. The ρ is a prime number and the value of ρ is larger than the value of the plaintext. The ciphertext C 1 is elaborated and can be generated by equation (12) . Fig. 7 shows the architecture of the proposed encryption encoder. It consists of 1 multiplier, 3 subtractors, and 4 multiplexers. The remainder values ciphertext C 1 were calculated by selecting three types of parameters ρ, 2ρ, and 4ρ. Finally, the simplified encryption encoder not only provides a lowcost architecture, but also produces better security for the proposed MCU design.
2) DECRYPTION PROCESS
To be able to decrypt the ciphertext which is sent from sensor node, the private key is used. The wireless sensor nodes used public keys to encrypt the personal information, but they cannot use the public key to decrypt the ciphertext. However, the private key set by the administrator is the only one which can decrypt the text. Another private key C 2 can be obtained by
where γ and ρ are the public keys. The e 1 and d are private keys. The private key C 2 can be calculated by modulo operator (mod) of the e 1 with the power of γ . After obtaining private key C 2 , the ciphertext C 1 produced by the proposed MCU design can be decrypted by the plaintext PD (t) as
G. ERROR CORRECT CODING (ECC)
In order to increase the reliability for wireless transmission, error correct coding (ECC) was added in the proposed MCU design. After the EEC encrypted the signals, the ECC adds additional bits called redundancy codes before the transmission data. The receiver can check whether transmission data are correct or with error before decoding the received data. By generating polynomial function [15] , the ECC technique can decrease transmission error.
H. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) INTERFACE
To be able to transmit the bit stream to other devices, a standard communication protocol, called UART interface, was used to communicate between the hardware device and PC. Through FPGA hardware verification procedure [23] , the prototype of the proposed WBSNs can be more feasible in the human life. Moreover, the transmission problem such as bit losses, bit errors, unsecure wireless transmission and incompatible problems can be solved by the proposed EEC, ECC, and UART designs.
I. POWER MANAGEMENT (PWM)
Since the MCU device needs to receive and transmit data through asynchronous interfaces and the UART interface, the computing logic elements are the majority of the power consumption in the WBSNs. In order to reduce the power consumption of the MCU device, the power management techniques [12] , [15] and [23] were used to intelligently switch between power on and power off for devices of the sensor nodes. For example, when the sensors are available to deliver data or the UART interface is ready for transmission, the PWM will produce control signals to power on the wireless transceiver. All of the circuit modules will work in the same way. Conversely, each function in the wireless sensor node will be turned off to save the power when the tasks of each module is complete. By using the proposed PWM design, the power consumption of WBSNs can be reduced significantly.
J. QRS COMPLEX DETECTOR
In order to achieve the target of multi-function for WBSNs, heart-beats are considered by a QRS complex detector [29] in the proposed MCU design. To obtain the heart-beats information in the real time, the proposed QRS complex detection algorithm detects and records the QRS information by analyzing the critical regions in the ECG signal. For example, the R and S points usually appear in the maximum (Max) and minimum (Min) values in the ECG signal, respectively. Hence, the critical regions such as the period of heart-beats can be roughly detected according to information of the detected R and S points. Two thresholds High and Low are used to determine whether the values enter into the critical regions. The R and S points are recorded as Max and Min in order to update the values of High and Low thresholds, respectively. The High threshold can be evaluated by
The Low threshold can be evaluated by
As shown in Fig. 8 , the low complexity architecture of the proposed QRS complex detector can be realized and achieved VOLUME 5, 2017 heart-beats function by using equations (16) and (17) . It consists of 2 registers, 3 subtractors, 1 adder, 2 comparators, 2 multiplexers, 2 shifters, a binary counter and 1 heart-beat counter. Since the measurement of ECG needs two analog sensors to capture signals, these data were stored in channel one and channel two separately. By subtracting with two current values X 1 (t) and X 2 (t), the proposed QRS detector was designed to record the maximum and minimum values, and calculating the weighting values. Hence, it also included a 13-bit binary counter to set up a period of time for accessing the maximum and minimum registers. The heart-beats can be obtained and sent out by computing the QRS wave position for the ECG signals. Table 2 lists the comparisons of the compression rate, functions, process, operating frequency, gate counts, and core area of previous studies [12] , [14] , [15] , [23] , [24] and the proposed MCU designs. In order to compare the hardware cost with the previous MCU designs obviously, the gate counts are the equivalent to NAND gate counts. To be able to obtain the performance of the lossless compressor, the compression rates (CR) were used to evaluate the performance of each MCU designs. A MIT-BIH arrhythmia database was selected as library to simulate the compression rates of the previous designs and this work. The average compression rate of whole MIT-BIH Arrhythmia data base in this work is 2.67 which was improved over 12% than those of the previous designs [12] , [14] , [15] , [23] and [24] . The results show that the performance of lossless data encoder is better than previous MCU designs. This work was also synthesized by using a Design Compiler tool with TSMC 90 nm CMOS generic logic process technology. It contained 7.61-K NAND-equivalent gate counts, and its core area was 20,874 µm 2 . Simulation results represent that the proposed MCU design included two functions more than previous designs. The power consumptions in this work were 149 µW and 1.33 mW when operating at 24 MHz and 200 MHz, respectively, which is less than the power consumptions in [12] , [14] , [15] and [23] .
IV. EXPERIMENTAL RESULTS
To verify the VLSI architecture of the proposed MCU design, an Altera DE2-115 FPGA development board was used to verify the functions of the proposed hardware design. The utilization of logic elements in this work was 897 and the operating frequency was 50 MHz in the FPGA device. Fig. 9(a) shows the block diagram of the FPGA verification process for this design. First, the physical signals were provided by an Arduino simulator, which is one of open source microcontroller. After receiving the physical signals from the Arduino simulator, the FPGA board including the proposed MCU design received these signals and then processed these signals. Since the verification FPGA board including an UART communication port, the signals processed by the lossless compressor, encryption encoder, and error correct encoder will send to the computer by a UART transmission line. After the computer received the encoded bit stream, the computer can decode the lossless compression, encryption and error correction codes by a decoding software and shows the decoding results on a LCD monitor in the real time as shown in Fig. 9(b) . In addition, a logic analyser connected to the FPGA board can show the rates of heartbeats calculated by the QRS complex detector module in the proposed MCU design.
An auto placement and routing tool IC Compiler was used to produce the layout, based on TSMC 90 nm technique, of the proposed MCU design. The layout photograph of the proposed chip design is shown in Fig. 10 . The physical core size is 145.32 µm × 143.64 µm and power consumption is 1.33 mW when operating at 200 MHz. According to Table 2 , the proposed MCU design owns two more functions, EEC and QRS detection, than the previous MCU designs [12] , [14] , [15] , [23] and [24] . In addition, the lossless compression rate in this design was much better than previous designs [12] , [14] , [15] , [23] and [24] . Although the gate count and chip area are more than previous design [15] , the functions and performances of the proposed design are much better than those of [15] . Compared with the previous studies, this work not only incorporated an additional QRS detector and an encryption encoder, but also had benefits of higher performance, higher security, higher reliability, higher compatibility, more functions, and more flexibility than previous designs.
V. CONCLUSION
In this paper, a VLSI architecture of a cost-efficient and multifunction micro control unit (MCU) design for WBSNs was presented. The novel hardware-sharing filter was design for reducing the chip area and providing three types of filters to obtain more information in physical signals. To reduce the possibilities of misdiagnosis and decrease the transmission power, the lossless compressor which included an adaptive trending predictor and an extensible hybrid entropy encoder was developed. Through adding an asymmetric architecture of encryption encoder (EEC), the personal information can be protected adequately during wireless transmission. Moreover, an additional architecture of QRS complex detector was incorporated into MCU design, which provided more information of physical signals such as heart-beats for the users. As simulation results show, the proposed MCU design was not only completely verified via the FPGA device, but also synthesized by the VLSI technique. Compared with previous designs, this work had benefits of lower cost, higher compression rate, more functions, and higher security than previous studies. It is very suitable for development of WBSNs systems. 
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